Username   Password       Forgot your password?  Forgot your username? 


Data Packet Processing Model based on Multi-Core Architecture

Volume 14, Number 7, July 2018, pp. 1383-1390
DOI: 10.23940/ijpe.18.07.p1.13831390

Xian Zhanga,b, Dong Yina,b, Taiguo Qua,b, Jia Liua,b, and Yiwen Liua,b

aSchool of Computer Science and Engineering, Huaihua University, Huaihua, 418008, China
bKey Laboratory of Intelligent Control Technology for Wuling-Mountain Ecological Agriculture in Hunan Province, Huaihua, 418008, China

(Submitted on March 20, 2018; Revised on April 12, 2018; Accepted on June 23, 2018)


According to the characteristics of pipeline structure and multi-core processor structure for packet processing in network detection applications, the horizontal-based parallel architecture model and tree-based parallel architecture model are proposed for packet processing of Snort application. The principle of a tree-based parallel architecture model is to use pipelining and flow-pinning technology to design a processor that is specifically used to capture data packets, and other processors are responsible for other stages of parallel processing of the data packets. The experimental comparison and analysis show that the tree-based parallel architecture model has higher performance on the second-level cache hit ratio, throughput, CPU utilization, and inter-core load balancing compared to the horizontal-based parallel architecture model for packet processing of Snort application.


References: 12

        1. L. J. Feng. “Parallel Similarity Join of Multi-core”. Computer Technology and Development, 2017, 27(7):43-47.
        2. L. T. Han, H. L. Liu, Q.L. Kong, and F. L. Yang. “Parallel Algorithm for Hill-shading under Multi-core Computing Environment”. Journal of Computer Applications, 2017, 37(7):1911-1916.
        3. R. L. Ling, J. F. Li, and Li Dan. “Realtime Capture of High-Speed Traffic on Multi-core Platform”. Journal of Computer Research and Development, 2017, 54(6):1300-1313.
        4. S. Q Liu, Z. K. Chen, K. Y. Jiang, Y. M. Hu, and H. Xu. “Hybrid Multi-kernels Estimation Method for Data Imputation”. Mini-micro Systems, 2017, 35(7):1523-1527.
        5. X. Li, H. Li, C. Gan, and H. D. Zhu. “Comparative Research on High-Performance Network Packet Processing Methods in Servers”. Computer Applications and Software, 2017, 34(11):177-183.
        6. Z. Q. Luo, K. Huang, D. F. Zhang, H. T. Guan, and G. G. Xie. “A Many-Core Processor Resource Allocation Scheme for Packet Processing”. Journal of Computer Research and Development, 2014, 51(6):1159-1166.
        7. L. Pei, and Q. Liu. “Online Learning Algorithm based on Multi-task and Multi-kernel for Stream Data”. Application Research of Computers, 2019, 36(3):1001-1008.
        8. C. T. Rong, Y. Y. Li, L. J. Feng, and J. M. Wang. “Fine-Granular Parallel Set Similarity Join based on Multicores”. Chinese Journal of Computers, 2017, 40(10):2320-2337.
        9. J. Sreeram, and S. Pande. “Exploiting Approximate Value Locality for Data Synchronization on Multi-core processors”. In:2010 IEEE International Symposium on Workload Characterization. Atlanta GA USA,2010,978-987.
        10. K. Salah, and A. Kahtani. “Improving Snort Performance under Linux. Published in Institution of Engineering and Technology Communications”,2009,3(12):1883- 1895.
        11. J. C. Wang, H. P. Cheng, and B. Hua. “Practice of Parallelizing Network Applications on Multi-core Architectures”. In: Proceedings of the 23rd international conference on Supercomputing. New York,2009,204-213.
        12. S. X. Zhu, D. Y. Chen, Z. Z. Ji, and G. L. Sun. “Hardware Data Race Detection Algorithm based on Sliding Windows”. Journal on Communications, 2016, 37(9):10-19.


              Please note : You will need Adobe Acrobat viewer to view the full articles.Get Free Adobe Reader

              Download this file (01-IJPE-2018-07-01.pdf)IJPE-2018-07-01[Data Packet Processing Model based on Multi-Core Architecture]710 Kb
              This site uses encryption for transmitting your passwords.