Boundary Layers Defect Diagnosis and Analysis of Through Silicon Via(TSV)
Yuan Chenab, Peng Zhangc, Kuiliang Xiad, and Hongzhong Huanga*(
)
)
.
Figure 1.. Electronic packaging development stages: (a) wire bonding circuit; (b) flip chip circuit; (c) wire bonding three-dimensional integrated circuit;(d) TSV three-dimensional integrated circuit
